

#### Optimization of the manufacturing process of macro and nano structures for power modules' interconnection From Nano to Macro power Electronics and Packaging European Workshop <u>Thomas DIAS<sup>1</sup></u>, Bojan DJURIC<sup>12</sup>, Vincent BLEY<sup>1</sup>, Olivier DAGUT<sup>1</sup>, Julien MORAND<sup>2</sup>, Jean-Pascal CAMBRONNE<sup>1</sup>, Stefan MOLLOV<sup>2</sup>

<sup>1</sup>Université de Toulouse; UPS; INPT; LAPLACE; 118 rte de Narbonne – Bât. 3R3 CNRS; LAPLACE; F-31062 Toulouse France

Laplace

<sup>2</sup>Mitsubishi Electric R&D Centre Europe 1, allée de Beaulieu CS 10806 35 708 RENNES CEDEX 7 France













#### Outline

- Introduction
- Concept of the interconnection
- Current profiles experiments
- Conclusion and outlook











### Introduction



Increasing power density of converters has been a great challenge in the last years:

Wide Band Gap switches:

- Faster switching times => need to decrease stray elements;
- Higher Tj => Higher ΔT and various CTEs combined with cyclical stresses => need to increase reliability;
  - Packaging improvement via 3D integration.
    - PCB-embedding technology by micro-vias could suffer of cracks due to cyclical stresses.
- => Alternative interconnection by macro and nano structures















Assembly schematic

The proposed solution consists of:

- Interconnecting the die, on each side, by a PCB substrate with macro and nano structures;
- Manufacturing by electroplating process.

Challenge of the innovative interconnection :

- Maximizing contact surface with die;
- Z-axis control.













Advantages of this interconnection :

- Full copper structure ;
- Double sided thermal management possible ;
- Expected to be flexible ;
- Use of typical PCB production line equipment.

The objective of this work was to make the process industrially viable.



Interconnection schematic















Assembly schematic

- Dry film (42 μm) applied, on both sides, all over the PCB substrate;
- 2. Opening to get the interconnection's shape ;
- 3. Deposition on the working area :
  - Electrolytic bath ;
  - Pure copper counter electrode.













- 1. Copper electro-etching ;
- 2. Macro post electroplating ;
- 3. Levelling of the macro post ;



2















Schematic of manufacturing steps

- 1. Copper electro-etching;
- 2. Macro post electroplating ;
- 3. Levelling of the macro post (electro-etching);
- 4. Nano wires electroplating with pressed anode;
- 5. Membrane filling with distanced anode (electroplating);
- Dry film and membrane removal. 6.











Resulting macro and nano structured interconnection after the manufacturing process:



"Nano forest" digital microscope image & SEM acquisition

- Around 50% density of nano wires all over the macro post
- 200 nm Diameter wires

Laplace













Side view of the resulting macro and nano structured interconnection after the manufacturing process:



103.2 μm48.5 μmNano<br/>wires<br/>Base<br/>plate<br/>Macro<br/>post44.7 μm70 μm

Mushroom effect

Side view of the interconnection

100  $\mu$ m interconnection is achieved, with a "baseplate", "mushroom" and border effect













Manufacturing process challenges :

- Short manufacturing time ;
- Repeatability of the process : standardized procedure and control methods ;
- High homogeneity of the nano structures in terms of height.













#### **Current experiments**

The key elements of this process:

- Deposition step by distanced anode is crucial for homogeneity ;
- Average current determines deposition rate (μm/s):

$$\frac{h}{\tau} = \frac{V_m I}{nFS}$$

- Current waveform crucial for homogeneity :
  - Fast pulses => same deposition rate on the whole surface ;
  - Longer pulses => promote deposition on areas closer to the anode.

Height: h ( $\mu$ m); average current: I (A); Duration:  $\tau$  (s); Molar volume: Vm ( $\mu$ m<sup>3</sup>/mol); Electrode area: S ( $\mu$ m<sup>2</sup>); Number of electrons involved: n; Faraday's constant: F (C/mol)











#### **Current experiments**

Different parameters can be adjusted:

- Forward current density ;
- Reverse current density ;
- Presence of relaxation ;
- Periods of the different steps.
- Profiles experimented:
- Pulsed (P) ;

Laplace

- Pulsed Relaxed (PR) ;
- Periodic Pulse Reverse (PPR) ;

Wave	Р	PR	PPR	PPRR	
Pulse	Х	Х	Х	Х	
Relaxation		Х		Х	
Reverse			х	Х	



Summary of the profiles used

• Periodic Pulse Reverse Relaxed (PPRR).













#### Current experiments - DC



SEM acquisition of the DC deposition

30 mA/cm<sup>2</sup> current density, following manufacturer's recommendations.

- Fast deposition : 1h30
- ν NW's height difference: 100 μm
  - Mushroom effect: 200 µm Hollow section















#### Current experiments - P



SEM acquisition of the Pulsed profile



Long deposition time: 6h53; Low NW's height difference: 1 µm ;

Mushroom effect: 20µm ;

No defects.















Laplace

#### SEM acquisition of the PR deposition



- Short deposition time: 3h ;
- "High" NW's height difference: 6 μm ;
- Mushroom effect: 20µm ;
- Weak wires.











MITSUBISH

Changes for the Better







#### **Current experiments - PPR**



#### SEM acquisition of the PPR deposition



- Short deposition time: 3h30 "High" NW's height difference: 10 μm ;
- Mushroom effect: 40µm ;
- Small border effect.















#### **Current experiments - PPRR**



SEM acquisition of the PPRR deposition



Deposition time: 4h ; Low NW's height difference: 2 μm ;

High mushroom effect: 100μm ;















#### Conclusions

- The process has been standardized, with high repeatability;
- Some profiles are better suited for homogeneity, while others for precision on the electroplated area (less mushroom effect) ;
- The current profile has a high influence on the characteristics of the nano wires.













#### Outlooks

- Comparison of profiles with the same average current density;
- Work on the process itself to avoid the macro post and mushroom effect ;
- Use of electropolishing to increase the homogeneity of the surfaces.







Thank you for your attention.

# Any questions?



thomas.dias@laplace.univ-tlse.fr b.djuric@fr.merce.mee.com vincent.bley@laplace.univ-tlse.fr j.morand@fr.merce.mee.com



Laplace









#### References



J. Noppakunkajorn, D. Han et B. Sarlioglu, «Analysis of High-Speed PCB with SiC Devices by Inductance Influence,» IEEE Transactions on Transportation Electrification, vol. 1, pp. 118-125, 2015.

U. Scheuermann et R. Schmidt, «Impact of Solder Fatigue on Module Lifetime in Power Cycling Tests,» Proceedings of the 2011 14th European Conference on Power Electronics and Applications, pp. 1-10, 2011.

B. Xiong, K. Loo et K. Nagarajan, «Microvia Reliability Improvement for High Density Interconnect Substrate,» chez Electronics Packaging Technology Conference, 2011.

B. Djuric, V. Bley, J. Morand, O. Dagut, J.-p. Cambronne et S. Mollov, «Double Side Interconnection for Vertical Power Components Based on Macro and Nano Structured Copper Interfaces and Printed Circuit Board Technologies,» chez MINAPAD, 2019.











#### References



K. Feng, B. Decesare, M. Yu, D. Desalvo et J. Watkowski, «Electroplated Copper Filling of Through Holes on Varying Substrate Thickness,» chez International Microsystems, Packaging, Assembly and Circuits Technology Conference: Challenges of Change - Shaping the Future, 2014.

K. Ganesan, Y. Sun, C. Pendyala, R. Chalupa, S. Nad, T. Heaton, M. Wall, R. Manepalli et A. Tasooji, «Innovative Advances in Copper Electroplating for IC Substrate Manufacturing,» chez Electronic Components and Technology Conference, 2017.

P. Kristof et M. Pritzker, «Improved Copper Plating Through the Use of Current Pulsing & Ultrasonic Agitation,» 1998.

M. S. Chandrasekar et M. Pushpavanam, «Pulse and Pulse Reverse Plating-Conceptual, Advantages and Applications,» Journal of the Electrochemical Society, vol. 160, n° %112, pp. 3081 - 3087, 2008.











#### References



S.-C. Kou et A. Hung, «Studies of Acid Sulfate Copper Pulse Reversal Current Electrodeposition,» Plating & Surface Finishing, vol. 135, pp. 140-144, 2000.

B. Nguyen, «Electrodéposition par courants pulsés,» Techniques de l'ingénieur, 1998.

F.-Y. Shen, W.-P. Dow, A.-H. Liu, J.-Y. Lin, P.-H. Chang et S.-M. Huang, «Periodic Pulse Reverse Cu Plating for Through Hole-Filling,» ECS Electrochemistry Letters, 2013.





